



PRIOR ART

TIG.





300

F16.3

Receive a wide-bit digital input Signal 205 (e.g., a pulse code modulated signal) From, for example, a CD or DVD reader.

405

Oversample the input signal 205

From, e.g., 16 bits at 44 kHz

to 4 bits at 1.411 MHz using, e.g.,
a first order sigma-delta midulator.

Modulate the oversampled signal 227 into an output signal that is a number of pulses in time (e.g., a pulse width modulated autput signal 235) at a clock rate that is M times the period of the oversampled signal 227, where M is the total number of levels in the oversampled signal 227.

415

F16.4a

Filter(e.g., integrate or recursively average)
the error signal to correct
for distortion.


430

Combine the input signal 205 and the negative feedback of the filtered signal 236.


425


In the digital domain, filter the output signal 235 by using a single pole IIR digital filter that samples each pulse in time (e.g., by operating at the clock rate of the output signal 235), integrates or recursively averages the output signal 235, and represents the filtered output signal 236 at the resolution and Frequency of the input signal 205.

420



F16.46






F16,6


```
module Example Embodiment (clk, clken, reset, phase, in, pwm);
                                  // Data path width
   parameter WIDTH = 24;
                                   // log2 of the divider in the ftr
  parameter FACTOR = 8;
                                  // The number bits in the PWM
  parameter PWMW
                     = 4;
  parameter MI
                     = WIDTH - 1; // Max index of bus
   parameter RST_TO = (1 << MI); // Reset state..
                                   // Main clock
   input
                     clk;
                                   // A clock enable qualifier: Fclk is
                     clken;
   input
                                  // this enable expected to be about
// (16*32*Fs) = 24Mhz approx.
// Initialize asynchronous
   input
                     reset;
   input [PWMW:0]
                     phase;
                                   // PWM Phase control
                                   // The input audio data
   input [MI:0]
                     in;
                                  // The input scaled to -1.16db (7/8)
   wire [MI:0]
                     sin;
                                  // The output pwm bit
                     ; mwq
   output
                     pwm;
   reg
   wire
                     pwma;
                                  // Internal asynchronous pwmbit
   wire [MI:0]
                     fb;
                                  // Feedback quantity..
                                  // Error signal from differencer
   wire [WIDTH:0]
                     err;
                                  // Scaled error value
  wire [MI:0]
                     serr;
                                  // Integrator in FB loop...
   reg [MI:0]
                     int;
                     sum;
  wire [WIDTH:0]
                                  // The actual sum prior to clip
                     nxt_int;
   wire [MI:0]
                                  // Next state of clipped integrator
   wire [MI:0]
                     nxt int1;
                                  // Intermediate next state
                                  // Overflow and underflow bits
              force_all_one;
  wire
              force all zero b;
  wire
   // The forward path through the PWM to the output stream:
  pwm #(WIDTH, PWMW) pwmi(clk, clken, reset, phase, int, pwma);
   // The feedback path through the filter:
   ftr #(WIDTH, FACTOR) ftri(clk, clken, reset, pwma, fb);
   // This is one example way to clip an integrator - namely, process one
   // extra bit and look for a difference in the extra bit and the
   // sign bit like this.
                                = {serr[MI],serr}
  assign #3 sum
                               + { int[MI],int };
  assign #0 force_all_one
                               = sum[MI] & ~sum[MI+1]; // Hi => OVF
  assign #0 force all zero b = (sum[MI] | ~sum[MI+1]); // Lo => UFL
   // This next line forces the nxt_dout1 bus to all 1 if force_all one
   // is true, forces it all 0 if force_all_zero_b is false...
  assign #0 nxt_int1 = ( \{ -sum[MI], sum[MI-1:0] \}
                         { WIDTH { force_all_one } })
                         & {WIDTH{force_all_zero_b}};
   // .. and then just make the signed version..
  assign #0 nxt_int = {-nxt_int1[MI],nxt_int1[MI-1:0]};
   // Create the reduced amplitude input: in some cases, it may be advantageous
   // to drop the signal so that peaking at 15k is not distorted..
  assign #0 \sin = in - \{\{3\{in[MI]\}\}, in[MI:3]\}; // ie in - 1/8 in
   // Now create the integrator in the loop .. first assign the
   // error gain: in this case, about 3/32
                err = sin - fb;
  assign #1
                serr = {{4{err[MI]}},err[MI:4]}
                                                    // ie 1/16
  assign #1
                     + {{5{err[MI]}},err[MI:5]};
                                                   // + 1/32
   always @(posedge clk or posedge reset)
     if (reset)
       begin
        int <= RST_TO;</pre>
        pwm <= 1'b0;
       end
     else if (clken)
       begin
        int <= nxt_int;
        pwm <= pwma;
       end
endmodule // Example Embodiment
```

```
// This is an example cell that accepts a parallel input bus and creates the
// output PWM stream...
module pwm (clk, clken, reset, phase, in, out);
                                  // Data path width
   parameter WIDTH
                     = 16;
   parameter PWMW
                                  // The number bits in the PWM
                     = 4:
                     = WIDTH - 1; // Max index of bus
   parameter MI
                     = PWMW - 1; // Max index of phase bus
   parameter PI
                     = ((1 << PWMW) - 1); // Max phase count
   parameter PMAX
                                  // Main clock
   input
                     clk;
                                  // A clock enable qualifier: Fclk is
                     clken;
   input
                                  // this enable
                                  // Initialize asynchronous
                     reset;
   input
                                  // The input state
   input [MI:0]
                     in:
   output
                     out;
                                  // The output state
                                  // This is used to allow the clk to
   input [PWMW:0]
                     phase;
                                  // run faster than the BRM so that
                                  // the multi levels are converted
                                 // to pulse widths. The MSB
// controls the odd/evem phase, the
// other bits the PWM
                                 // Pulse width required ...
   wire [PI:0]
                    pwm;
                                 // .. increment by one of above
   wire
                  pwmi;
                                 // Temporary - used in PWM..
   wire [PI:0]
                    sum;
                                 // Phase MSB is about to change
   wire
                  pmax;
                  pdoe;
   wire
                                 // Enable to the pdo
   // Asynchronously find when the phase MSB is about to change:
                  pmax = (phase[PI:0] == PMAX) ? 1 : 0;
   // Enable the pdo only when the phase MSB is about to change and
   // when the input is enabled - this generates the pdo clken signal:
                  pdoe = pmax & clken;
  assign
   // Modulate the input bus into the to the PWM Width using something
   // very similar to the pdo cell again, but note that this generates
  // an output bus of width PWM width (and note this only runs at a
  // fraction of the input clock rate)..
  pdow #(PWMW, WIDTH) pdop(clk, pdoe, reset, in, pwm, pwmi);
   // Now generate the pulse output by comparing the phase
   // count to the multi-bit output, however this comparison depends
   // upon the phase MSB.. Lisp code for reference:
  // (if (<= (if MSB (1+ phase) (- dith phase)) pwm) 1 -1)
  // A simple equivalent can be found by looking at the carry
  // output of the following expression:
  assign {out,sum} = ({{PWMW{phase[PWMW]}}} ^ phase[PI:0])
                    + pwm + pwmi;
  // Thus the output variable (out) is asynchronous - it occurs
  // shortly after the clock.
endmodule // pwm
```

```
// This is an example filter cell for the Example_Embodiment application,
// which includes a single bit in the feedback input. It's a
// simple IIR single pole filter like this: y <= y + a(x-y) where a is
// 1/(2^FACTOR)
module ftr (clk, clken, reset, in, out);
  parameter WIDTH = 16;
                                // Data path width
                                // The log2 of the divider
  parameter FACTOR = 9;
                    = WIDTH - 1; // Max index of bus
   parameter MI
                                // Main clock
   input
                    clk;
                                // A clock enable qualifier: Fclk is
   input
                    clken;
                                // this enable
// Initialize asynchronous
   input
                    reset;
                                // The input state
// The output state
   input
                    in;
   output [MI:0]
                    out;
         [MI:0]
  reg
                    out;
  always @(posedge clk or posedge reset)
    if (reset)
      begin
        out <= 0;
      end
    else if (clken)
      begin
        out <= out
                 - {{FACTOR{out[MI]}},out[MI:FACTOR]}
              + {{FACTOR+1{~in}}, {MI-FACTOR{in}}};
      end
endmodule // ftr
```

```
// This cell is essentially a first order \Sigma\Delta modulator - it creates
// an output word (out) and a bit (inc) indicating the word should be
// incremented by one to minimize the noise. There is one other
// circumstance to attend to here - the 'in' may be clocked at
// a rate that differs from this clock so that the following registers the input on
// the enabled clock of this cell..
module pdow (clk, clken, reset, in, out, inc);
                                  // The number of bits that are
   parameter M = 4;
                            // "dithered"
                                 // The width of the input number
   parameter N = 16;
  parameter NI = N - 1;
                                 // Max index needed in width N
                                 // Max index needed in width M
   parameter MI = M - 1;
   parameter ME = NI - M;
                                 // max index of the residue: this is
                            // the max index of the quantity
                            // that is accumulated in the // modulo N error accumulator
   parameter RS = N - M;
                                 // The amount to right shift the din
   input
                    clk;
                                 // Main clock
   input
                     clken;
                                 // A clock enable qualifier: Fclk is
                            // this enable
                                 // Initialize asynchronous
   input
                    reset:
   input [NI:0]
                                 // The input state
                    in:
          [NI:0]
                    rin;
                                 // Registered input state
   reg
  output [MI:0]
                    out:
                                 // The output state
                               // The SD bit itself
  output
                  inc;
  reg
          [ME:0]
                    state;
                                 // The local state of the modulo n error
                                 // next state of the modulo n error
  wire
          [ME:0]
                    state_nxt;
  // Just add the LSBs of the input to the running total in state,
  // allow state to overflow and keep track of the overflow bit in
  // the inc wire:
          \{inc, state \ nxt\} = \{1'b0, state\} + \{1'b0, rin[ME:0]\};
  assign
  // The output is just the msbs that are not being accumulated in
  // the state, plus 1 if the state has overflowed - as indicated in
  // the inc bit...
          out = {~rin[NI],rin[NI-1:RS]};
  assign
  // clock like this:
  always @(posedge clk or posedge reset)
    if (reset)
      begin
        state <= 0;
        rin <= 0;
      end
    else if (clken)
      begin
             <= in;
        rin
        state <= state nxt;
      end
endmodule // pdow
```








FIG. 10